Design of efficient Linear Feedback Shift Register for BCH Encoder
نویسندگان
چکیده
The sequential circuit designed was Look-Ahead Transformation based LFSR in which a hardware complexity was present and it may limit their employ in many applications. The design of efficient LFSR for BCH encoder using TePLAT (Term Preserving Look-Ahead Transformation) overcame this limitation by opening the employ of minimizing the iteration bound and hardware complexity in wide range of applications. A TePLAT convert LFSR formulation behaves in the same way to achieve much higher throughput than those of a native implementation and a Look-Ahead Transformation-based. Keywords— Linear Feedback Shift Register (LFSR), Term Preserving Look-Ahead Transformation iteration (TePLAT) bound, loop unrolling, look-ahead transformation (LAT) , Linear Feedback Shift Register (LFSR), Longest Path Matrix Algorithm (LPM), Minimum Cycle Mean (MCM), Bit manipulation unit (BMU), Code Composer Studio (CCS).
منابع مشابه
High Throughput LFSR Design for BCH Encoder using Sample Period Reduction Technique for MLC NAND based Flash Memories
Error correction is one of the important technique for detecting and correcting errors in communication channels, memories etc. , Errors are associated with all types of memories. But the NAND FLASH memories are competing in the market due to its low power, high density, cost effectiveness and design scalability. As far as the memory is concerned the testing should not consume more time. So, so...
متن کاملHigh Throughput LFSR Design for BCH Encoder using Sample Period Reduction Technique for MLC NAND based Flash Memories
Error correction is one of the important technique for detecting and correcting errors in communication channels, memories etc., Errors are associated with all types of memories. But the NAND FLASH memories are competing in the market due to its low power, high density, cost effectiveness and design scalability. As far as the memory is concerned the testing should not consume more time. So, som...
متن کاملHardware Implementation of (63, 51) BCH Encoder and Decoder For WBAN Using LFSR and BMA
Error Correcting Codes are required to have a reliable communication through a medium that has an unacceptable bit error rate and low signal to noise ratio. In IEEE 802.15.6 2.4GHz Wireless Body Area Network (WBAN), data gets corrupted during the transmission and reception due to noises and interferences. Ultra low power operation is crucial to prolong the life of implantable devices. Hence sim...
متن کاملNcoder and D Ecoder for Wban Using Lfsr and Bma
Error Correcting Codes are required to have a reliable communication through a medium that has an unacceptable bit error rate and low signal to noise ratio. In IEEE 802.15.6 2.4GHz Wireless Body Area Network (WBAN), data gets corrupted during the transmission and reception due to noises and interferences. Ultra low power operation is crucial to prolong the life of implantable devices. Hence sim...
متن کاملBit Swapping Linear Feedback Shift Register For Low Power Application Using 130nm Complementary Metal Oxide Semiconductor Technology (TECHNICAL NOTE)
Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three diffe...
متن کامل